SciELO - Scientific Electronic Library Online

 
vol.11 issue45MODELING AND SIMULATION OF FETAL CARDIOVASCULAR SYSTEMModelo de gestión del desarrollo sostenible de las regiones afectadas por el desarrollo hidroeléctrico de la Cuenca del río Caroní: Parte II author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand

Journal

Article

Indicators

Related links

Share


Universidad, Ciencia y Tecnología

Print version ISSN 1316-4821On-line version ISSN 2542-3401

Abstract

D'JESUS, Germán; GUZMAN, Víctor; DOSTERT, Klaus  and  KAROLS, Pavels. DESIGN OF A CHANNEL EMULATOR SIMULATION OF THE LOCAL TRANSPORT SYSTEMS FEEDER LINES. uct [online]. 2007, vol.11, n.45, pp.183-191. ISSN 1316-4821.

This work presents a description in VHDL of a channel emulator circuit Developer for power line data transmission channels (PLC) for the 750 VDC power lines of urban transport systems (tramways). These emulator circuits are required for the development and testing of future communication systems in real time in the laboratory. To develop the Emulator a model of the urban transport power network behavior is presented, the different possible interference forms are characterized, and the functional blocks that emulate each interfering element are synthetized. Finally the model is assembled and the validation proofs are presented. The tests probe that the proposed Emulator reproduces the power line channel properties in terms of their high frequency data communication.

Keywords : Multi Path Channel; Channel Emulator; FPGA; PLC; Powerline; VHDL.

        · abstract in Spanish     · text in Spanish

 

Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License